Abstract -Neural probes are made on silicon substrate using a micromachining process with low temperature steps only. A deep silicon etch ("Bosch") process was used for the probe shaping. CMOS compatibility of the process was checked and reported in this paper. Test transistor patterns generated using standard CMOS fabrication line were exposed to a post-CMOS probe making process including dielectric deposition, gold metalization and the dry etching step, while changes of test transistor characteristics were monitored.
I. INTRODUCTION
Silicon-based microelectrode for the neural recording and stimulating have been developed because the silicon microelectrode have many advantages over conventional metal wire bundle[ 13. Active circuitry on the silicon microelectrode can be monolithically integrated so that impedance buffering, amplification, and multiplexing can be done [2] . We have previously reported on the process of making a new type of silicon microelectrode [3] . The shank of the microelectrode was made controllable with use of dry etch on the front side and backside. In contrast to the process developed in University of Michigan, our process uses only low temperature steps so it can be applied to completed CMOS chips. The advantage of this approach is that we can use the vendor CMOS services such as MOSIS. This paper reports on the methods and results of the experiments we performed to verify the CMOS compatibility of the probe shaping steps we developed. 
METHODOLOGY

A . Probe Shaping Process
B. Test Circuit Design
MOSFET patterns and source-followers were designed in order to specify the CMOS compatibility with the micromachining post-process. We vaned the gate lengths of n-type MOSFETs and p-type MOSFETs to be lSm, 2m, 3
.m, and 5.m, with fixed gate widths of 20,m. In addition to the test MOSFET patterns, source-follower that was widely used as a unity gain buffer of typical neurophysiological experiment setup was also integrated. P-type MOSFETs were used because they, with large gate dimensions, are known to have reduced noise levels when used in sourcefollowers [4] .
C. Fabrication
The test transistors and circuits were fabricated using a 1. the SNU(Seou1 National University). This process is a double metal, single poly process with a gate oxide thickness of 250A. After the CMOS process, the micromachining process discussed above was performed to achieve the structure of the neural probe. Figure 2 Bonding pads were also opened as shown in figure 2(b) .
The front side of a wafer was then etched to make the ridgelike structures as shown in figure 2(c) . This Bosch process was done at 9W power for 45minutes. Finally the backside of the wafer was etched out using isotropic etching and the process was completed.
D. Measurentent
In order to verify the CMOS compatibility of the post- . . 
